To reduce noise and enhance gain for scaled-down MOSFETs, a novel gate electrode structure with "Direct Finger Contact" (DFC) is proposed. The DFC structure reduces the gate electrode resistance by 40%. In spite of the increased parasitic capacitance, a maximum frequency of oscillation (f max ) is kept unchanged to that of the conventional MOSFETs. Because of the reduced gate resistance, a minimum noise figure, NF min , is expected to decrease drastically. This structure is suitable for low-noise sub-0.1µm RF/mixed-signal SoCs.
Introduction
High gain and low noise MOSFETs are essential for RF/mixed-signal SoCs. The RF performances of MOSFETs have improved steadily as the miniaturization (Fig.1) . However, increased parasitic elements such as resistances and capacitances degrade these performances. Parasitic resistances are more serious problem than parasitic capacitances for RF circuits such as low noise amplifier (LNA). Especially, a gate electrode resistance becomes a dominant problem because of the miniaturization of the gate length. The effective gate electrode resistance R ele degrades gain and noise in RF circuits, while its influence on digital circuits is relatively small. For example, a minimum noise figure NF min is roughly proportional to square root of R ele .
To reduce R ele metal-gate structures were proposed [1] . However, these structures needed complicated additional processes. "Al-shorted silicon gate structure" having a contact in an active region was also proposed [2] . This structure needed uneven gate electrode pattern which was not suitable for the sub-0.1µm lithography. In this paper, we propose a novel gate electrode structure such as "Direct Finger Contact" (DFC). By arranging contacts on a straight line gate electrode not only in the STI region but also in the active region (finger area), R ele is drastically reduced. We demonstrate a DC and RF characteristics, such as cut-off frequency (f T ) and maximum frequency of oscillation (f max ) and R ele , of the DFC MOSFETs.
Structure of Direct Finger Contact (DFC)
The top and the cross sectional views of DFC are shown in Fig.2 and 3 , respectively. The gate electrode contacts wider than the gate electrode are arranged in the active region, and a local metal wire is arranged just above the gate electrode in parallel. The R ele of RF MOSFETs is composed of a lateral sheet resistance and a vertical interface of a silicide electrode [3] . Because of the miniaturization of gate length L, R ele of the conventional MOSFETs becomes large. On the other hand, in DFC structure, the lateral resistance becomes negligible because of the local metal above the gate electrode, which reduces the gate electrode resistance drastically. Because of the additional local metal wire and contacts, the parasitic capacitances of DFC become larger than that of the conventional one. The DFC structure, however, is effective to improve the performances of RF circuits because the parasitic resistances are more serious problem for RF circuits than the parasitic capacitances.
Fabrication of the DFC MOSFET
To evaluate the performances of the RF MOSFETs with DFC, we fabricated RF MOSFETs with multi finger structure as shown in Fig.4 . The gate length L mask =0.048µm, the finger width W finger =1µm, the number of fingers N=20, and the number of metal layers was two. To reduce the influence of the additional parasitic capacitance arise from DFC, we fabricated various SD-pitch MOSFETs (Fig.4) . Fig.5 compares the DC drain current I on of DFC and conventional MOSFETs. While the DFC has contacts penetrating stress liner, stress of MOSFETs is reduced. The degradation of I on , however, was negligible for any SD-pitches and the stress liner was still effective for DFC structure.
Results and Discussion
RF characteristics were investigated by the S-parameter measurement. From the S-parameter, f T , f max , R ele and parasitic capacitances were calculated [3] . Measured frequency was 1~50GHz. Fig.6 compares the parasitic capacitances of DFC and a conventional structure as a function of the SD-pitch. It is shown that when the SD-Pitch becomes wide, an additional parasitic capacitance of DFC becomes negligible. Fig.7 shows f T as a function of the gate bias V G . Because of the increased parasitic capacitance, f T of DFC was smaller than that of the conventional one, but degradation of f T was relieved at wide SD-pitch as shown in Fig.8 . Fig.9 and 10 show f max as a function of V G and f max as a function of the SD-pitch. The f max of DFC was almost equal to that of the conventional one in spite of the degraded f T . This is because f max of DFC is owing to the reduction of R ele .
Next, R ele was estimated by using the theoretical equation [3] . Fig.11 shows the extracted R ele . Over 40% gate resistance reduction was observed to that of the conventional one, indicating that the DFC structure is effective to reduce gate electrode resistance R ele . The NF min was calculated by the SPICE simulator using measured parameters. Table. 1 compares the measured characteristics of DFC and the conventional MOSFETs. Because of the reduction of R ele , 20% reduction of NF min was estimated.
Conclusions
Direct finger contact structure (DFC) was proposed to reduce the gate electrode resistance of sub-0.1µm RF/mixed-signal MOSFETs. By arranging the gate electrode contact in the active region, the gate electrode resistance was reduced by 40%. The increased parasitic capacitance of DFC degrades f T , but f max of DFC was as large as that of conventional MOSFETs because of the reduction of the gate electrode resistance. As a result, the minimum noise figure was expected to decrease drastically. This DFC structure is suitable for sub-0.1µm RF circuits to reduce noise and enhance gain. The maximum value of fT is normalized to 1. fT of DFC structure is smaller than that of the conventional one because of the increased parasitic capacitances. 
